In the Claims:

This listing of claims replaces all prior versions and listings of claims in the application.

1   1.   (Currently Amended)   An apparatus for performing correctness
2   checks ~~opportunistically~~, the apparatus comprising:
3   ~~first logic, the first logic receiving~~ logic configured to receive a first set of
4   instructions and ~~generating~~ generate an initial instruction schedule from the first set of
5   instructions, the first set of instructions including one or more instructions associated
6   with a correctness check function associated with a particular portion of the first set of
7   instructions, the correctness check function configured to evaluate at least one of a
8   value, a range of values, and a relationship between values after execution of the
9   particular portion of the first set of instructions;
10   ~~second logic, the second logic evaluating~~ logic configured to evaluate the
11   initial instruction schedule to determine whether the initial instruction schedule
12   includes spare instruction slots into which said one or more instructions associated
13   with the correctness check function can be inserted; and
14   ~~third logic, the third logic inserting~~ logic configured to insert said one or more
15   instructions associated with the correctness check function into the spare instruction
16   slots if enough spare instruction slots exist in the initial instruction schedule for
17   accommodating said one or more instructions.

1   2.   (Original)   The apparatus of claim 1, wherein said one or more
2   instructions associated with the correctness check function correspond to a conditional
3   expression, and wherein the first logic performs initial code generation prior to
4   generating the initial instruction schedule, wherein when the first logic performs
5   initial code generation, said one or more instructions associated with the correctness
6   check function are separated from all other instructions of said first set of instructions
7   so that the initial instruction schedule does not include any instructions associated
8   with the correctness check function.

1   3.   (Original)   The apparatus of claim 2, wherein said first, second and
2   third logic correspond to a processor programmed to execute a compiler program, the
3   compiler program including a first code segment for performing initial code
4   generation and for generating the initial instruction schedule, a second code segment
5   for evaluating the initial instruction schedule to determine whether spare instruction
6   slots exist in the initial instruction schedule, and a third code segment for inserting
7   said one or more instructions associated with the correctness check function into the
8   spare instruction slots if enough spare instruction slots exist to accommodate said one
9   or more instructions.

1   4.   (Currently Amended)   An apparatus for performing correctness
2   checks ~~opportunistically~~, the apparatus comprising:
3   ~~first~~ means for receiving a first set of instructions and for generating an initial
4   instruction schedule from the first set of instructions, the first set of instructions
5   including one or more instructions associated with a correctness check function
6   <u>associated with a particular portion of the first set of instructions, the correctness</u>
7   <u>check function configured to evaluate at least one of a value, a range of values, and a</u>
8   <u>relationship between values after execution of the particular portion of the first set of</u>
9   <u>instructions;</u>
10   ~~second~~ means for evaluating the initial instruction schedule to determine
11   whether the initial instruction schedule includes spare instruction slots into which said
12   one or more instructions associated with the correctness check function can be
13   inserted; and
14   ~~third~~ means for inserting said one or more instructions associated with the
15   correctness check function into the spare instruction slots if enough spare instruction
16   slots exist in the initial instruction schedule for accommodating said one or more
17   instructions.

1   5.   (Original)   The apparatus of claim 4, wherein said one or more

2 instructions associated with the correctness check function correspond to a conditional

3 expression, and wherein the first means performs initial code generation prior to

4 generating the initial instruction schedule, wherein when the first logic performs

5 initial code generation, said one or more instructions associated with the correctness

6 check function are separated from all other instructions of said first set of instructions

7 so that the initial instruction schedule does not include any instructions associated

8 with the correctness check function.

1   6.   (Currently Amended)   A method for performing correctness

2 checks ~~opportunistically~~, the method comprising the steps of:

3   receiving a first set of instructions and generating an initial instruction

4 schedule from the first set of instructions, the first set of instructions including one or

5 more instructions associated with a correctness check function <u>associated with a</u>

6 <u>particular portion of the first set of instructions, the correctness check function</u>

7 <u>configured to evaluate at least one of a value, a range of values, and a relationship</u>

8 <u>between values after execution of the particular portion of the first set of instructions</u>;

9   evaluating the initial instruction schedule to determine whether the initial

10 instruction schedule includes spare instruction slots into which said one or more

11 instructions associated with the correctness check function can be inserted; and

12   inserting said one or more instructions associated with the correctness check

13 function into the spare instruction slots if enough spare instruction slots exist in the

14 initial instruction schedule for accommodating said one or more instructions.

1   7.   (Original)   The method of claim 6, wherein said one or more

2 instructions associated with the correctness check function correspond to a conditional

3 expression, and wherein the step of generating the initial instruction schedule includes

4 the step of performing initial code generation, wherein when initial code generation is

5 performed, said one or more instructions associated with the correctness check

6 function are separated from all other instructions of said first set of instructions so that

7 the initial instruction schedule does not include any instructions associated with the

8 correctness check function.

1   8.   (Original)   The method of claim 7, wherein the method is

2   performed by a processor programmed to execute a compiler program, the compiler

3   program including a first code segment for performing initial code generation and for

4   generating the initial instruction schedule, a second code segment for evaluating the

5   initial instruction schedule to determine whether spare instruction slots exist in the

6   initial instruction schedule, and a third code segment for inserting said one or more

7   instructions associated with the correctness check function into the spare instruction

8   slots if enough spare instruction slots exist to accommodate said one or more

9   instructions.

1   9.   (Currently Amended)   A computer program for performing

2   correctness checks ~~opportunistically~~, the computer program being embodied on a

3   computer-readable medium, the computer program comprising:

4   a first code segment, the first code segment generating an initial instruction

5   schedule from a first set of instructions, the first set of instructions including one or

6   more instructions associated with a correctness check function <u>associated with a</u>

7   <u>particular portion of the first set of instructions, the correctness check function</u>

8   <u>configured to evaluate at least one of a value, a range of values, and a relationship</u>

9   <u>between values after execution of the particular portion of the first set of instructions;</u>

10   a second code segment, the second code segment evaluating the initial

11   instruction schedule to determine whether the initial instruction schedule includes

12   spare instruction slots into which said one or more instructions associated with the

13   correctness check function can be inserted; and

14   a third code segment, the third code segment inserting said one or more

15   instructions associated with the correctness check function into the spare instruction

16   slots if enough spare instruction slots exist in the initial instruction schedule to

17   accommodate said one or more instructions.

10.   (Original)   The computer program of claim 9, wherein said one or more instructions associated with the correctness check function correspond to a conditional expression, and wherein prior to generating the initial instruction schedule, the first code segment performs initial code generation, wherein when initial code generation is performed, said one or more instructions associated with the correctness check function are separated from all other instructions of said first set of instructions so that the initial instruction schedule does not include any instructions associated with the correctness check function.